


C4



FIG. 1

R4  
XMIT  
FRAME  
TIMING  
DELAY

09074036 .050698



09074036 050698






FIG. 6




FIG. 7




FIG. 8

Table 1 64 QAM SYNC Start Position Adjustments

SYNC Start Position in Bytes	SYNC Adjustment in FEC frames
0-5	2
155-167	4
167-183	2

FIG. 9

Table 2 256 QAM SYNC Start Position Adjustments

SYNC Start Position in Bytes	SYNC Adjustment in FEC frames
0-2	6
3-5	7
155-160	1
161-166	2
167-172	3
173-178	4
179-184	5
185-187	6

FIG. 10





FIG. 11










Fig. 13

TO  
CIRCUITS  
THAT NEED  
THE MASTER  
CLOCK TICK  
RATE





ONLY CODES  
1 & 2 ASSIGNED  
FOR MINISLOT  
IN WHICH THIS  
SYMBOL WILL  
BE SENT.




FIG. 13A: CREATE INFORMATION VECTOR = ONE SYMBOL




Fig. 183

TRELLIS ENCODE  
INFORMATION VECTOR




Fig. 18c

POLYPHASE TRANSMIT FILTER




FIG. 19

COEFFICIENTS

FINE POWER CONTROL

499 I  $[1, 0, -1, 0]$  502

QAM MODULATOR

514

DAC

512

4.  $R_s$

508 REAL ONLY

504

SUM

510

500

501

502

503

504

505

506

507

508

509

510

511

512

513

520

518

526

119

POWER AMP

522

TO MEDIA OR MEDIA DRIVER

REFERENCE FREQ

COURSE POWER CONTROL

528

524

SAW FILTER

516

514

512

510

508

506

504

502

500

501

502

503

504

FIG. 20

500

499

I

Q

501

532

530

POWER AMP

522

TO MEDIA OR MEDIA DRIVER

COURSE POWER CONTROL

528

FIG. 21

CONTROL WORD

DIR. DIG. SYNTHESIZER UPCONVERTER







FIG. 23



DEMULATOR/DEMUTIPLEXER

FIG. 24